

LAB 6: THE CALCULATOR

THE PURPOSE OF THIS PROJECT IS TO BUILD A 4 DIGIT, INTEGER, STACK-BASED CALCULATOR THAT ADDS & SUBTRACTS.

GENERAL DESIGN.

THE SYSTEM WILL HAVE MAJOR COMPONENTS:

— KEYBOARD DECODE: THIS DEBOUNCES THE KEY MATRIX AND DECODES IT INTO THE NECESSARY DATA & CONTROL SIGNALS.


— ALU: PROVIDES NECESSARY FUNCTIONS OF ADDING, SUBTRACTING AND COMPARING NUMBERS. IMPLEMENTATION WILL (PROBABLY) CONSIST OF PROM LOGIC ~~AND~~ WORKING SERIALY, ONE DIGIT AT A TIME.

— DISPLAY DRIVER: READS DATA FROM THE X-REGISTER, DECODES & MULTIPLEXES IT FOR DISPLAY ON THE LED'S

— STACK: ~~LO~~ CONTAINS THE 4 INTERMEDIATE VALUES AND ASSOCIATED LOGIC FOR PUSHING AND POPPING ELEMENTS, ALONG WITH LATCHES FOR SIGN BITS.*

— MASTER CONTROL: HOUSES MICRO CODE FOR SEQUENCING AND CONTROL OF ALL OPERATIONS.

— BUS & CLOCK: SYNCHRONIZES ALL ELEMENTS AND INTERCONNECTS THEM




* LATCHES WERE ELIMINATED LATER IN DESIGN

CLOCK:

THE CLOCK WAS PRIMARILY STOLEN FROM LAB 5, CONSISTING OF A PUSH BUTTON SINGLE STEP AND A FREE RUNNING CLOCK (EXACT FREQ TO BE DETERMINED, A MASTER-CLEAR AND UTILITY SWITCH ARE ALSO PROVIDED (SEE NOTES BELOW ON CLOCK SPEED SELECTION) CLOCK SPEED IS SET TO A UNIFORM SQUARE WAVE WITH A 72MS PERIOD

KEYBOARD (REFER TO SCHEMATIC)

THE AVAILABLE KEYBOARD CIRCUIT ONLY PROVIDES ROW & COLUMN INPUTS, WITH THE KEYS PROVIDING SHORTS AT THE INTERSECTIONS. THE BLOCK DIAGRAM IS:



THE CIRCUIT WORKS BY SEQUENTIALLY PULSING THE COLUMN LINES USING A DECODED 2 BIT COUNTER. WHEN A KEY IS PRESSED, THIS IS DETECTED BY GATES ON THE ROW LINES. THIS LOGIC THEN FIRES A ONE SHOT AND SETS A LATCH THAT DISABLES THE CLOCK INPUT TO THE COUNTER. (NOTE: SINCE THE PROPAGATION DELAY BETWEEN THE KEY DETECT & THE LATCH IS 1MS, THE CLOCK HAD TO BE SLOWED TO HAVE A LONGER WAVELENGTH THAN THAT TO PREVENT INCREMENTING PAST THE DETECTED KEY). THE FIRST ONE SHOT PROVIDES A DELAY OF 20MS TO ALLOW THE SWITCH BOUNCE TO SETTLE.

(CALCULATOR)

KEYBOARD LOGIC, CONT.

WHEN THIS ONE SHOT IS FINISHED, ANOTHER IS FIRED TO CLOCK THE DATA INTO THE OUTPUT LATCH. THE CLOCK DISABLE LATCH ALSO SERVES AS A FLAG TO INDICATE DATA IS AVAILABLE TO THE BUS. THIS LATCH REMAINS SET UNTIL AN ACKNOWLEDGEMENT IS RECEIVED FROM THE CONTROL BUSS. ~~THE~~ WHEN KEY_ACK IS RECEIVED (AND IF THE BUTTON IS RELEASED AND THE ONE SHOTS ARE FINISHED) THE LATCH WILL RESET, ENABLING BOTH THE COUNTER AND THE ONE-SHOTS.*

IMPLEMENTATION:*

BOTH ONE-SHOTS USED 10μF CAPS AND 2KΩ RESISTORS TO PROVIDE A DELAY OF 20ms. (I MEASURED THE SWITCH BOUNCES AT AROUND 8-15ms).

MAJOR CONSTRUCTION PROBLEM WAS GETTING THE PROTOCOL CIRCUIIT TO WORK CORRECTLY. THIS WAS FINALLY SOLVED BY TURNING ON THE KEY_HIT LINE ~~AFTER~~ THE BUTTON WAS ~~BEING~~ RELEASED. THIS ALLOWED THE LATCH /CLOCK-ENABLE CIRCUIT ~~TO BE~~ TO KEEP THE ONE-SHOT OFF, PREVENTING OSCILLATION, AND SIMPLIFIED THE KEY_ACK CIRCUIT (IT MERELY CLEARS THE LATCH)

- OK - but still lacking some important parts
- need a glossary of signal names (what are they, when are they asserted, why)
 - need timing diagrams (especially to show the elimination of the debounce problem here)
 - logic diagrams need to be as verbose as possible
 - flow in diagram should be as much in the same direction as possible (yours is a little too ~~down~~ random)
 - label lines more on diagram (you do this pretty well already)
 - need buffers between decoder and column lines (not obvious)

Web	1.75
Fri	2.0
Design	2.9
Doc	1.0
	<hr/>
	7.65

* EDITORIAL NOTE: I HAD TO SCROUNGE MY OWN RESISTORS & CAPS TO BOTH SLOW THE CLOCK DOWN AND IMPLEMENT THE ONE SHOTS... THIS SCHEME WAS MUCH EASIER TO DEBUG THAN THE COUNTER-CHAIN


Wed week #2 2/2 Meyer 2-16-83 Board # 0548

Fri dept 2/2 Blevin 2-19 (6548, 0514)

STACK CONTROL

PLEASE
BOS - DON'T WRITE ON THE WALL

THE STACK SYSTEM USES A 2114 AS THE MAIN STORAGE ELEMENT. DATA IS STORED AS DIGITS, WITH THE BOTTOM TWO BITS SELECTING THE DIGIT, THE NEXT BIT SELECTING THE SIGN, (ASSUMES THE TWO DIGIT, OR "LOWER BITS" ARE 0), SELECTS THE SIGN INSTEAD OF THE DIGIT) AND THE UPPER TWO BITS SELECTING THE STACK LOCATION. (X, Y, Z OR T) THE STACK LOCATION CAN BE SELECTED BY TWO DIFFERENT COUNTERS, THE TOP OF STACK (TOS, "T-REGISTER") AND THE BOTTOM OF STACK, OR BOS (X-REGISTER) (MY STACK GROWS DOWN,...)




THE SIGN IS CHANGED BY LOADING THE TREG WITH THE S4NENA SIGNAL ON. THE BUSS IS TRISTATE; WHEN A DEVICE'S READ (KEYBD, T-REG, RAM) IS HIGH, IT PUTS ITS DATA ON THE BUSS. WHEN ITS LOAD SIGNAL IS ON, IT READS DATA FROM THE BUSS IN ON THE NEXT CLOCK PULSE.

SOME MAGIC LOGIC ALSO EXISTS THAT INCREMENTS THE T.O.S. IF BOS = TOS. THIS ALLOWS THE STACK TO AUTOMATICLY "THROW AWAY" THE TOP VALUE. A COUNTER EXISTS TO COUNT THE NUMBER OF DIGITS AND DISABLE DIGIT ENTRY IF MORE THAN FOUR DIGITS ARE TYPED BEFORE LB. IS CLEARED. BY THE STATE MACHINE

* SIGNAL DEFS ON PAGE 28

TIMING FOR STACK MEMORIES



01	1	00	SYN
01	0	11	D14 3
01	0	10	D14 2
01	0	01	D14 1
01	0	00	D14 0
NOT USED			
00	1	00	SIGN
00	0	11	D14 3
00	0	10	D14 2
00	0	01	D14 1
00	0	00	D14 0
STK	$\frac{S}{N}$	$\frac{P}{i}$ (LB)	

STACK MAP

Come in sometime so we can discuss your design and documentation. Your points will be assigned after the discussion.

B6

2+2
 3.0
 1.0

 8.5/10
 CHANGE TO

STACK - CONT

TIMING FOR THE TREQ IS FAIRLY SIMPLE, A READ TREQ ENABLES THE OUTPUTS OF THE 74125 LATCH ONTO THE BUS. FOR WRITE, THE LOAD TREQ SIGNAL IS AND'ED WITH THE INVERSE CLOCK, SO THE CLOCKING EDGE IS A $\frac{1}{2}$ CYCLE DELAYED, ALLOWING $36\mu\text{s}$ FOR THE INPUTS TO SETTLE (NOTE: IF ~~WE~~ LOAD TREQ + CLK BECOME HIGH AT ONCE (PROBABLY NOT POSSIBLE) A SPIKE MIGHT CLOCK JUNK INTO THE TREQ, BUT WHO CARES SINCE THIS IS OVERWRITTEN A $\frac{1}{2}$ CYCLE LATER)

THE STACK READ IS ALSO FAIRLY EASY, $\overline{\text{CE}}$ IS SIMPLY BROUGHT LOW. FOR STACK WRITE, $\overline{\text{WE}}$ IS FIRST BROUGHT LOW, THEN $\overline{\text{CE}}$ IS BROUGHT LOW $\frac{1}{2}$ T LATER TO PERFORM THE ACTUAL WRITE.

THE SIGN IS STORED IN THE STACK AS BIT 0 OF THE "100" DIGIT. SINCE THE STATE MACHINE ALWAYS HAS THE LOWER BITS SET TO 0 AT THE START & END OF EACH FUNCTIONAL CYCLE, A LINE TO A₂ OF THE 2114 SELECTS THE PROPER WORD. FOR THE SIGN. AS MENTIONED EARLIER, THIS SAME ENABLE ALSO ENABLES A COMPLEMENTOR WHEN THE TREQ IS LOADED, FOR CHS OPS.

DIGITS ARE STORED ~~LEFT~~ RIGHT JUSTIFIED IN THE STACK, AND ARE SHIFTED LEFT (THRU THE TREQ W/ LOADS & STORES) AS MORE ARE ENTERED. THIS LEAVES THEM IN THE CORRECT ALIGNMENT FOR ENTER'S AND ARITHMETIC. PUSHES & POPS ARE DONE BY SIMPLY INCREMENTING OR DECREMENTING THE BOS & TOS COUNTERS (TOS IS ONLY ^{PARTIALLY} USEFUL FOR COPYING DOWN THE STACK, BUT IT'S TOO LATE TO RIP IT OUT NOW. SOUNDED GOOD AT THE TIME). SELECTOR LOGIC DECIDES BOTH WHICH ONE GETS THE CONTROL LINES & WHICH ONE RUNS THE RAM ADDRESS LINES. THE DISPLAY WILL BE RUN BY THE BOS REGISTER, SINCE IT POINTS TO X DURING IDLE (NON-FUNCT) STATES

IMPLEMENTATION NOTES: MAJOR BUGS WERE WIRING THE BUS BACKWARDS & BEATING ON THE TWO (ACTUALLY FOUR) PULL DOWN RESISTORS TO WORK RIGHT. ~~AND~~ ERRORS IN THE RAM WRITE & BOS=TOS LOGIC WERE ALSO CORRECTED. (MOSTLY WRONG PARITY). HAYES THINKS THE TREQ WRITE TIMING IS WRONG (SHOULD USE NAND INTO CLK) BUT I DON'T BELIEVE HIM. WE'LL SEE....


LED Display working Wed 2^{pm} K.C.
ALU add & subtract 2/2 JK

DISPLAY

THE DISPLAY IS A SEVEN SEGMENT LED TYPE WITH MULTIPLEXED SEGMENTS, AND 5 DIGIT ENABLE LINES. THE SEGMENTS ARE DRIVEN BY 74907 DRIVERS AND TURN THE SEGMENTS WITH A HIGH INPUT, AND THE DIGIT ENABLES ARE DRIVEN BY 74C906 DRIVERS AND TURN THE DIGIT ON WITH A LOW INPUT. THE DIGIT DRIVERS ARE SELECTED WITH A 74C92 DECODER, THE LOWER TWO BITS ARE DRIVEN DIRECTLY BY THE STACK LOWER BITS (DIGIT SELECT) INPUTS. (SEE P. 31). THE SEGMENTS ARE DRIVEN BY A C42 DECODER DRIVEN DIRECTLY FROM THE BUS (NO LATCH IS USED BECAUSE THE SYSTEM CLOCK IS SLOW ENOUGH TO ALLOW THE LED'S TO TURN ON). THE DECODER OUTPUT IS IN TURN FED TO COMBINATIONAL LOGIC TO DECODE THE DIGIT SYMBOLS. THE LOGIC CONSISTS OF OR GATES HOOKED UP TO THE RESPECTIVE DIGIT LINES THAT WILL TURN THAT SEGMENT OFF (EXCEPT FOR SEGMENT 'e', WHICH GETS TURNED ON). THIS INVERTED LOGIC SYSTEM ALLOWS SMALLER #'S OF INPUTS ON THE GATES. THE LAST TRICK IS THE SIGN. THE STATE MACHINE ONLY TURNS ON SIGNENA WHEN LB=00, SO SIGNENA IS JUST FED DIRECTLY TO THE C INPUT OF THE DECODER, SO LINE 4 GETS SELECTED WHEN SIGNENA IS ON. IF THE SIGN IS NEGATIVE, A '-' IS DECODED AND FED TO THE DISPLAY. IF THE SIGN IS POSITIVE, THE D INPUT OF THE DIGIT SELECT DECODER IS TURNED ON, AND NONE OF THE DIGITS ARE SELECTED, LEAVING A BLANK.

apt 2
Design Doc
1.5
1.2
4.75
Bob
Design is good (sign decoder, etc)
Documentation is thorough, but
"black" - still needs a bit
more organization.

DISPLAY BLOCK DIAGRAM.



SINCE THE DISPLAY IS CONSTANTLY DRIVEN, NO EXPLICIT TIMING LOGIC IS NECESSARY. THE ONLY REQUIREMENT IS THAT LB BE 00 DURING SIGNENA HIGH. NORMALLY THE DISPLAY WILL BE DRIVEN WITH B0S SELECTED AND STACK READ TURNED ON. BY CYCLING THRU LB AND THEN TURNING ON SIGNENA (WITH LB=00) THE FULL ~~DISP~~ DISPLAY IS SHOWN. THIS WILL BE THE "IDLE LOOP" OF THE STATE MACHINE.

NOTE: ALU IS COMPLETE & WORKING BUT NOT DOCUMENTED YET. STAY TUNED



ALU.

THE ARITHMETIC LOGIC UNIT PERFORMS ALL THE ARITHMETIC FOR THE CALCULATOR. IT IS IMPLEMENTED AS A LOOKUP TABLE USING ONE OF THE 2716 EPROMS. THE LAYOUT FOR THE ADDRESS LINES IS GIVEN BELOW:



%%%

The prom used for the calculator is an Intel 2716 type. It has 11 address lines and eight output lines, accessed as follows:

Output lines:



The input (address lines) are allocated as follows:




f1	f0	Function
0	0	Add a to b
0	1	Subtract a from b (b-a)
1	0	Subtract b from a (a-b)
1	1	Compare a to b

%%%

THE A INPUT IS DRIVEN FROM THE BUSS, AND THE B INPUT IS DRIVEN FROM THE TREG. THUS, TO PERFORM AN OPERATION, THE FIRST NUMBER IS GATED INTO THE TREG AND THE SECOND IS READ ONTO THE BUS (USUALLY FROM THE STACK). THIS HAPPENS FOUR BITS AT A TIME, SO THE NEXT SET OF DIGITS MUST BE PROPAGATED THROUGH IN THE SAME MANNER.


THE OUTPUTS OF THE ALU ARE LATCHED TO PREVENT "BOUNCE" WHILE THE DATA SETTLES, AND TO ALLOW THE ALU TO INPUT AND OUTPUT TO THE SAME BUS.

BLOCK DIAGRAM



THE CARRY IS PASSED INTO A FLIP/FLOP ON THE OUTPUT SIDE THAT LATCHES IT WHEN THE ALU IS LOADED. ON THE NEXT CLOCK CYCLE, THE CARRY IS FED BACK INTO THE ALU, TO FORM PART OF THE NEW ROM ADDRESS FOR THE NEXT DIGIT PAIR. THUS THE CARRY IS PROPAGATED WITHOUT ANY HELP FROM THE MASTER CONTROL.

TIMING



THE FLIP-FLOPS ARE RESET BY CLR LB TO ASSURE CARRY IS ZERO AT THE START OF A DIGIT SEQUENCE.

ALU - IMPLEMENTATION NOTES.

THE ALU WAS ENCODED WITH THE USE OF AN RLISP PROGRAM, MAKEALU.REP* THIS PROGRAM GENERATED THE NECESSARY OUTPUT TABLE AND PUT IT IN THE PROPER HEX FORMAT FOR THE PROM BLASTER.

THE FOLLOWING TABLE GIVES SOME IDEA OF THE PLANNED ARITHMETIC SEQUENCES:

% The prom is used with the following scheme for arithmetic. Since trying
 % to subtract big numbers from little ones produces incorrect results (no
 % intermediate sign info), IT IS REQUIRED THE SMALLER BE TAKEN FROM
 % THE LARGER

function	Input Signs		Action Taken
	A _{BS}	B _{TRN}	
Addition:	+	+	(1) ALU:= A + B; Sgn:= +
	+	-	(2) if A >= B then ALU:= A - B, Sgn:= + if A < B then ALU:= B - A, Sgn:= -
	-	+	(3) if A > B then ALU:= A - B, Sgn:= - if A <= B then ALU:= B - A, Sgn:= +
	-	-	(4) ALU:= A + B, Sgn:= -
Subtraction:	+	+	Same as (2), above.
	+	-	Same as (1), above.
	-	+	Same as (4), above.
	-	-	Same as (3), above.


% To facilitate the compare function, some tricks are used. First, the compare
 % works from right to left, to maintain uniformity (and possibly microcode!)
 % with the other functions. The carry is used to move along the previous
 % digit's result; so the same carry latch hardware can be used. See GenValue
 % (below) for the exact algorithm.

*ABSOLUTELY NO RELATION TO ROMP. SEE LISTING W NOTEBOOK

LAST MINUTE....

STATE MACHINE

THE STATE MACHINE IS IMPLEMENTED WITH THREE 2716 EPROMS, AND OUTPUT LATCHES. SEE THE NOTEBOOK PAGE "THE MICROWORD" FOR EXPLANATION OF THE SIGNAL DEFINITIONS. THE LOWER 7 BITS ARE USED AS THE "NEXT STATE" INPUT TO THE MACHINE. THEY ARE LATCHED BY A 74C374 LATCH. TO CLEAR THE MACHINE, THE TRI STATE OUTPUTS OF THE NEXT STATE LATCH ARE DISABLED, ALLOWING PULL DOWN RESISTORS TO BRING THE STATE ADDRESS TO ϕ . FOR μ BRANCHES, SUCH AS CARRY OR KEYPRESS, THE APPROPRIATE JMP LINE IS BROUGHT HIGH, ALLOWING THESE LINES TO AFFECT THE NEXT STATE ADDR. (REFERRED TO AS ROMJECTS IN THE μ CODE ASM)



Very nice! and a distinct improvement in documentation!

It wasn't real clear, but I assume you run through one cycle as a compare, before the operation - using the ACU hardware.

I'd like to spend more time looking at your state machine set-up - the microcode in particular. I like the relationship of software to hardware. The innovative approach I think offsets the lack of more traditional documentation, (this time!)

Bob


NOTE: I'LL RE-DO THIS NEXT WEEK, NO TIME NOW. SEE SCHEMATIC, MICROWORD, AND STATE MACHINE ASSEMBLY CODE & ASSEMBLER (RLISP) FOR MORE IDOL. 20 COMMENTED

dcpts 4
Design 3
Doc 3/10/10

THE STATE MACHINE

THE STATE MACHINE PROVIDES MOST* OF THE CONTROL FOR THE CALCULATOR. THE DESIGN IS BASICALLY A MICROCODED MACHINE WITH CONDITIONAL BRANCHING. THERE ARE SEVEN NEXT-STATE LINES, AND THREE ADDITIONAL INPUTS FOR DITIT PRESSED, FUNCTION KEY PRESSED, AND CARRY OUT FROM ALU. WHEN THE DITIT OR FUNCTION IS GATED IN TO THE ~~ALU~~ NEXT STATE. THIS ALLOWS THE MACHINE TO BRANCH TO A KNOWN LOCATION FOR A GIVEN KEY.

BLOCK DIAGRAM



* EXCEPT FOR POS-TOS MARK & SIGN COMP (SEE P. 32) AND DISPLAY

Fri ckpt: Adds well. Stack works, except have to press CLX after ENT to enter a new number. Subtracts smaller numbers from larger, using "+" & CHS. Has a stack-roll key that works well. 1.4, 2.5/3 I.E., 11 Mar '83

41

Wed dept 2/2 Bellm 9 March 83

STATE MACHINE, CONT

NOTE: THERE SEEMS TO BE SOME CONFUSION ON HOW CHK POINTS WERE MET WITH SINCE THE SCHEDULE SLIPPED. BASICLY, I COMPLETED ALL CHKPOINTS ON THE ORIGINAL SCHEDULE, AND ALL BUT THE LAST ONE WORKED

CONTROL LINE DECODING: THE MAJORITY OF THE COMPLETELY

CONTROL LINES* ARE FED DIRECTLY FROM THE OUTPUT LATCHES. THE EXCEPTIONS ARE: 1) THE COUNTER OUTPUTS, THESE ARE OR'ED WITH THE CLOCK. THIS ALLOWS THE COUNTER (LB OR STK) TO BE PULSED TWICE IN A ROW WITHOUT AN INTERMEDIATE STATE. 2) TWO OF THE OUTPUT LINES ARE DECODED TO FOUR ON ROM 3. THE SELECT LINE (BIT 8) IS FED INTO A QUAD MUX HOOKED INTO BITS 4 + 5. WHEN THE LINE IS NOT SELECTED, A 'DEFAULT' VALUE IS FED INTO THE MUX. 3) A 'KEY ACK' IS GENERATED BY RAISING ALUFO, ALUEI, AND EXECUTING A READ KBD.

CONDITIONAL BRANCHING: A CONDITIONAL BRANCH IS DONE BY RASING THE DESIRED CONTROL LINE (KEYJMP OR CARRYJMP). THIS GATES THE APPROPRIATE LINE INTO THE NEXT STATE VAR. A 'VECTOR' MUST BE SITTING AT THE APPROPRIATE SITTING IN THE ROM LOCATION THAT IS FORMED BY OR'ING THE NEXT STATE AND THE CONTROL LINE. THIS ^{THEN} TRANSFERS CONTROL TO THE NEW MICRO ROUTINE. WHEN THE JMP LINES ARE NOT ACTIVE, THEY ARE PULLED LOW. IN ADDITION TO THE ~~CARRY~~ CARRY AND KEYBOARD LINES, THE THREE LOWER BITS OF THE KEYBOARD ~~SH~~ ARE GATED IN WHEN KEYJMP IS ACTIVE. VECTORS EXIST FOR ALL POSSIBLE KEY COMBINATIONS, AND FOR FUNCTIONS THEY BRANCH TO SPECIFIC ROUTINES IN THE μ CODE

FLOW PATTERN: SEE THE PAGE (38) FOR THE ~~ARITH~~ ARITHMATIC SYSTEM. (ALSO SEE THE COMMENTED M CODE LISTING), ARITHMATIC IS DONE IN 4 BIT CHUNKS, AND THE CARRY IS AUTOMATICLY ROUTED TO THE NEXT DIT. ~~THE SE~~ (OVER)

*SEE NOTEBOOK PAGE FOR DESCRIPTION ("THE MICRO WARD")

STATE MACHINE, CONT

THE SCHEME FOR STACK/ARITHMETIC CAN BE DESCRIBED AS FOLLOWS: (WHERE BOS IS BOTTOM OF STACK AND TOS IS TOP OF STACK, AND (X) REFERS TO 'THE CONTENTS OF')

CLEAR X: $(BOS) \leftarrow \emptyset$

KEY: SHIFT (BOS);
 $(BOS) \leftarrow \text{KEY}$

ENTER: ~~(BOS)~~
 $(BOS+1) \leftarrow (BOS)$
 INC BOS
 IF BOS = TOS THEN } HAPPENS VIA
 INC TOS } SPECIAL HARDWARE,
 NOT STATE MASH.

SUBTRACT: CHS ~~(BOS)~~
 ADD

ADD: DEC BOS
 $(BOS) \leftarrow (BOS) + (BOS+1)$
 DEC TOS
 $(TOS) \leftarrow (TOS+1)$

AGAIN, SEE μ CODE LISTING FOR DETAILS

ROLL*: DEC BOS

SOFTWARE TOOLS.

A MICROCODE ASSEMBLER WAS WRITTEN TO CREATE THE μ CODE FROM PATTERNS. SEE LISTINGS IN NOTEBOOK FOR FULL DETAILS

SYSTEM USE

THE CALCULATOR WORKS BY TYPING NUMBERS IN, THEN USING THE ENTER (ENT) KEY TO PLACE THEM IN THE STACK. THE CHS KEY CHANGES THE SIGN OF THE X REGISTER & MAY BE USED AT ANY TIME. IF THE NUMBER ENTERED (OR THE RESULT OF THE LAST OPERATION) IS NOT USED AS THE NEXT 'X', THE CLEAR X (CLX) KEY MUST BE USED.*

LOOK! NEW FEATURE → THE UNMARKED KEY PERFORMS A STACK-ROLL DOWN, ALLOWING THE EXAMINATION OF THE OTHER REGISTERS.

CONCLUSION

S*|*G*H. AT 1:30 PM THE CALCULATOR PERFORMS ALL STACK FUNCTIONS AND ADDITION CORRECTLY. THE ADDITION OF A LARGE POSITIVE NUMBER WITH A SMALLER NEGATIVE NUMBER WORKS..... ER... SOMETIMES, THE ROLL-DOWN FEATURE IS COMPLETELY FUNCTIONAL


UNFORTUNATELY, TIMING ON THE CARRY-IMP MECHANISM IS HAZY ENOUGH THAT THE CALCULATOR DOESN'T MAKE THE BRANCHES TO THE PROPER LOCATIONS

(MORE.....)

* SOMEWHAT, ER... "NON-STANDARD"

LAST NOTES....

TIMING (MY EVENTUAL DOWNFALL) ON THE STATE MACHINE WORKED AS FOLLOWS:



Designs are good overall, although there are a couple places which are faulty. In particular, taking outputs from latches through some logic and not involving the clock (can cause glitches occasionally).

Documentation is usually a bit sketchy, but certainly picked up with the introduction of the microcode. The information is usually there, just a bit in need of some organization (the binder!) and some "fleshing out".

I would like to have seen it work and with a little more time (and a few corrections), I'm sure it would have

Wed	2	(I'll verify this one)
Fri	3	
Fri	2	
Design	3.3	
Doc	3.0	
	<hr/>	
	13.3	Bob
	15	